mirror of
https://git.ryujinx.app/ryubing/ryujinx.git
synced 2025-08-12 05:05:26 +02:00
T32: Implement ALU (shifted register) instructions (#3135)
* T32: Implement ADC, ADD, AND, BIC, CMN, CMP, EOR, MOV, MVN, ORN, ORR, RSB, SBC, SUB, TEQ, TST (shifted register) * OpCodeTable: Sort T32 list * Tests: Rename RandomTestCase to PrecomputedThumbTestCase * T32: Tests for AluRsImm instructions * fix nit * fix nit 2
This commit is contained in:
9
Ryujinx.Tests/Cpu/PrecomputedThumbTestCase.cs
Normal file
9
Ryujinx.Tests/Cpu/PrecomputedThumbTestCase.cs
Normal file
@@ -0,0 +1,9 @@
|
||||
namespace Ryujinx.Tests.Cpu
|
||||
{
|
||||
public class PrecomputedThumbTestCase
|
||||
{
|
||||
public ushort[] Instructions;
|
||||
public uint[] StartRegs;
|
||||
public uint[] FinalRegs;
|
||||
}
|
||||
}
|
Reference in New Issue
Block a user